Artificial intelligence (AI) has become the workload that defines today’s semiconductor scaling. Whether in hyperscale data centers training foundation models or at the network edge executing inference under strict power envelopes, AI depends on packing more transistors per unit area while reducing energy per operation.
Recent Posts
- The future of chips: how gate-all-around design is powering the AI era and the next node
- CEO Interview with Scott Bibaud of Atomera
- Year-End GaN Update: Advancing MST and Growing Industry Interest
- Keeping Pace with AI: Why Gate-All-Around Transistors are the Answer
- Atomera Provides Third Quarter 2025 Results
Media Contact
Justin Gillespie
The Hoffman Agency
atomera@hoffman.com